Channel Segmentation Design for Symmentrical FPGAs

نویسندگان

  • Wai-Kei Mak
  • Martin D. F. Wong
چکیده

| The channel segmentation design problem for symmetrical FPGAs is the problem of designing segmented tracks in the interconnection channels to provide good net routability and delay performance at the same time. In this paper, we show how to decompose the problem into the segmentation design problems of the vertical and horizontal channels by a statistical analysis of the net distribution on a symmetrical FPGA. And we propose an eeective approach for segmented channel design when the allowed number of tracks in a channel is xed and limited.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Matching-based algorithm for FPGA channel segmentation design

Process technology advances have made multimillion gate field programmable gate arrays (FPGAs) a reality. A key issue that needs to be solved in order for the large-scale FPGAs to realize their full potential lies in the design of their segmentation architectures. Channel segmentation designs have been studied to some degree in much of the literature; the previous methods are based on experimen...

متن کامل

Design and analysis of segmented routing channels for row-based FPGA's

FPGAs combine the logic integration benefits of custom VLSI with the design, production, and time-to-market advantages of standard logic ICs. The Actel family of FPGAs exemplifies the rowbased FPGA model. Rows of logic cells interspersed with routing channels have given this family of FPGA devices the flavor of traditional channeled gate arrays or standard cells. However, unlike the conventiona...

متن کامل

Graph Matching - Based Algorithms for FPGA Segmentation Design yYao

Yao-Wen Chang1, Jai-Ming Lin1, and D. F. Wong2 1Department of Computer and Information Science, National Chiao Tung University, Hsinchu 300, Taiwan 2Department of Computer Sciences, University of Texas at Austin, Austin, Texas 78712, USA Abstract Process technology advances will soon make the one-million gate FPGA a reality. A key issue that needs to be solved for the large-scale FPGAs to reali...

متن کامل

Neural Network-Based Learning Kernel for Automatic Segmentation of Multiple Sclerosis Lesions on Magnetic Resonance Images

Background: Multiple Sclerosis (MS) is a degenerative disease of central nervous system. MS patients have some dead tissues in their brains called MS lesions. MRI is an imaging technique sensitive to soft tissues such as brain that shows MS lesions as hyper-intense or hypo-intense signals. Since manual segmentation of these lesions is a laborious and time consuming task, automatic segmentation ...

متن کامل

Realizing Low Power FPGAs: A Design Partitioning Algorithm for Voltage Scaling and A Comparative Evaluation of Voltage Scaling

With an exponential rise in logic density and performance, FPGAs are becoming essential components in various electronic systems. However, increased logic density and more importantly programmability of FPGAs cause increased power dissipation, which limits deployment of FPGAs in power constrained consumer electronic products such as mobile systems. Voltage scaling is a well-known tool to reduce...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997